| |||
Home > Security Attribution and Memory Protection > SAU register summary |
Table 6.2 shows the SAU registers. Each of these registers is 32 bits wide.
Table 6.2. SAU registers
Name | Reset value | Description |
---|---|---|
SAU_CTRL | 0x00000000 [a] | Security Attribution Unit Control Register. |
SAU_TYPE[b] | UNKNOWN | Security Attribution Unit Type Register. |
SAU_RNR | UNKNOWN | Security Attribution Unit Region Number Register. |
SAU_RBAR | UNKNOWN | Security Attribution Unit Region Base Address Register. |
SAU_RLAR | 0x00000000 [c] | Security Attribution Unit Region Limit Address Register. |
[a] The
reset value is [b] Bits[7:0] depend on the number of SAU regions included. This value can be 0, 4, or 8. [c] Read-only. |
See the ARM®v8-M Architecture Reference Manual for more information about the SAU registers and their addresses, access types, and reset values.