3.5. Interrupts

This section describes the (Nested Vectored Interrupt Controller) NVIC and the interrupt signal map. The NVIC supports:

Copyright © 2015. All rights reserved.ARM DDI 0551A
Non-ConfidentialID120415