A.7.2. JTAG and SWD signals

The table below lists the interface signals for the JTAG and SWD subsystem.

Table A.17. JTAG and SW Debug access functional signals

NameDirectionWidthDescription
DAPSWDITMSInput1Debug TMS.
DAPSWDOOutput1Serial Wire Data Out.
DAPSWDOENOutput1Serial Wire Output Enable.
DAPTDIInput1Debug TDI.
DAPTDOOutput1Debug TDO.
DAPNTDOENOutput1TDO output pad control signal.
DAPJTAGNSWOutput1JTAG or Serial-Wire selection JTAG mode(1) or SW mode(0).
DAPJTAGTOPOutput1JTAG-DP TAP controller in one of four top states TLR, RTI, Sel-DR, Sel-IR.

Copyright © 2015. All rights reserved.ARM DDI 0551A
Non-ConfidentialID120415