3.3.12. Peripheral ID Register, PIDR0

Peripheral ID register.

RO register at offset 0xFE0.

Table 3.13. PIDR0 register

BitsNameDescriptionAccessReset
[31:8]Reserved-RO, RAZ0
[7:0]PART_0Part number bits [7:0].RO0x29

Copyright © 2016. All rights reserved.ARM DDI 0569A
Non-ConfidentialID040616