3.3.11. Peripheral ID Register, PIDR7

Peripheral ID register.

RO register at offset 0xFDC.

Table 3.12. PIDR7 register

BitsNameDescriptionAccessReset
[31:8]Reserved-RO, RAZ0
[7:0]Reserved-RO, RAZ0

Copyright © 2016. All rights reserved.ARM DDI 0569A
Non-ConfidentialID040616