2.3.1. Cache disabled

When the CG092 is disabled all read and write accesses are bypassed. Only the HTRANS property of the bypassed transactions is changing. See Limitations.

There is no additional latency in terms of clock cycles.

Copyright © 2016. All rights reserved.ARM DDI 0569A
Non-ConfidentialID040616