2.3.3. Latency

When the cache is disabled, all the transfers from upstream AHB interface are bypassed to downstream AHB interface without latency, within the same clock cycle.

The access latencies are as follows if the cache is enabled:

Copyright © 2016. All rights reserved.ARM DDI 0569A
Non-ConfidentialID040616