2.3.5. Disabling the cache

The following table describes the required steps to disable the CG092 with different configuration settings.

Table 2.11. Cache disable sequence

APOW AINVControl sequence
00
  1. Disable Cache

  2. Clear manual power request (optional)

Note

SRAM resource request deasserted only if manual power request control bit is clear (CCR[2]=0).

01
  1. Disable Cache

  2. Clear manual power request (optional)

Note

SRAM resource request deasserted only if manual power request control bit is clear (CCR[2]=0).

10

Disable Cache

Note

SRAM resource request deasserted automatically.

11

Disable Cache

Note

SRAM resource request deasserted automatically.


Note

Ensure that RAMPWRUPACK is deasserted (SR.POW_STAT=0) whenever the RAMPWRUPREQ is deasserted, either automatically or manually, to realize a full handshake mechanism on the SRAM power interface.

Copyright © 2016. All rights reserved.ARM DDI 0569A
Non-ConfidentialID040616