12.4.3. Cache configuration

The MMU uses translation tables and translation registers to control which memory locations are cacheable. The MMU controls the cache policy, memory attributes, and access permissions, and provides Virtual to Physical Address translation.

Figure 12.14. Memory busses and caches

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Software configuration is performed by system registers (some of which are listed in Chapter 4 ARMv8 Registers.)

In some designs, the external memory system might contain further implementation-specific caches of external memories.

Copyright © 2015 ARM. All rights reserved.ARM DEN0024A
Non-ConfidentialID050815