14.3.3. Cache coherency between clusters

Multi-core cache coherency within a cluster shows how hardware can maintain coherency between data that is shared between multiple processor caches in the same cluster. Systems can also contain hardware that maintains coherency between clusters, by handling shareable data transactions and broadcasting barrier and maintenance operations. Clusters can be added or removed from coherency management dynamically, for example, when an entire cluster, including the L2 cache, is powered down. The operating system can monitor activity on the coherent interconnect through built-in Performance Monitoring Units (PMUs).

Copyright © 2015 ARM. All rights reserved.ARM DEN0024A
Non-ConfidentialID050815