6.9.2. Recommended ATB slave interface timing parameters

Figure 6.13 shows the interface timing for the ATB slaves in a CoreSight system.

Figure 6.13. ATB slave interface timing

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 6.5 lists the timing constraints that apply for the ATB slave interface.

Table 6.5. ATB slave interface parameters, input to register, register to output

Parameter DescriptionMaximumMinimum
TisatcensATCLKEN input setup to rising ATCLK-30%
TisatdatasATDATAS input setup to rising ATCLK-30%
TisatinfsATBYTESM and ATID inputs to rising ATCLK-30%
TisatconsATB control inputs setup to rising ATCLK-30%
TovatconsRising ATCLK to ATB control outputs valid40%-
TisatresetnATRESETn input setup to rising ATCLK-30%

Cycle percentages are with respect to the CoreSight component:

Copyright © 2004, 2007, 2010 ARM Limited. All rights reserved.ARM DGI 0012D
Non-ConfidentialID062610