6.9. Interface timing

Because most CoreSight infrastructure components are relatively small, it is expected that synthesis flows would flatten individual components along with additional SoC logic. The timing guidelines help developed components to integrate together successfully. This section describes:

Copyright © 2004, 2007, 2010 ARM Limited. All rights reserved.ARM DGI 0012D
Non-ConfidentialID062610