2.3.1. Single core debug

Figure 2.6 shows CoreSight debug on a single core system. This configuration provides no trace capabilities. You can use either the AHB-AP, APB-AP, or the JTAG AP to access system components. In this configuration, the JTAG-AP accesses the core, and the APB-AP is bridged to configure the CTI. The CTI supports triggering of the core from a designated resource, and enables connection to additional triggering resources if this sample is integrated into a larger system.

Figure 2.6. Single CPU trace and Debug APB debug access

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 2004, 2007, 2010 ARM Limited. All rights reserved.ARM DGI 0012D
Non-ConfidentialID062610