2.3.3. Multi source trace in an single CPU system

Figure 2.8 shows full trace capabilities in a single core system. The ETM provides core instruction and data tracing, and the HTM provides bus tracing. The trace funnel combines trace from all sources into a single trace stream, that is then replicated to provide on chip storage using the CoreSight ETB or output off chip using the TPIU. You can configure components using the DAP and operate cross triggering using the CTM and CTIs.

Figure 2.8. Full CoreSight trace with single core

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Copyright © 2004, 2007, 2010 ARM Limited. All rights reserved.ARM DGI 0012D