3.3.10. Feedback Controlled Target Register

The target_fc Register characteristics are:


This register enables you to program a target latency, in cycles, for the regulation of reads and writes. A value of 0 corresponds to no regulation. See Transaction latency regulation and Address request latency regulation for more information.

Usage constraints

There are no usage constraints.


Only available when you select latency regulation in AMBA Designer.


Figure 3.10 shows the bit assignments.

Figure 3.10. target_fc Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.11 shows the bit assignments.

Table 3.11. target_fc Register bit assignments

[31:28]-Reserved. Do not modify. Read as zero.
[27:16]ar_tgt_latencyAR channel target latency.
[15:12]-Reserved. Do not modify. Read as zero.
[11:0]aw_tgt_latencyAW channel target latency.

Copyright © 2012, 2013 ARM. All rights reserved.ARM DSU 0026C