4.1. AC characteristics

The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function:

Note

If the component is used only for clock ratios > 1:1, you can relax these constraints accordingly.

Timing characteristics are confirmed by performing synthesis on the block using the slow-slow process point of the Artisan SAGE HS library for the TSMC CL013G process at a target speed of 200MHz.

Copyright © 2004 ARM Limited. All rights reserved.ARM DTO 0011A
Non-Confidential