This technical overview describes the functionality of the AXI register slice in the following sections:

- *Preliminary material* on page 2
- *About the AXI register slice* on page 4
- *Functional description* on page 5
- *Physical data* on page 8
- *Signal descriptions* on page 9.
1 Preliminary material

Copyright © 2004 ARM Limited. All rights reserved.

1.1 Release information

Changes to this document are listed in Table 1.

<table>
<thead>
<tr>
<th>Date</th>
<th>Issue</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>26 November 2004</td>
<td>A</td>
<td>First issue for r0p0</td>
</tr>
</tbody>
</table>

1.2 Proprietary notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

1.3 Confidentiality status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in accordance with the terms of the agreement entered into by ARM and the party ARM delivered this document to.

1.4 Product status

The information in this document is for a final product, that is a developed product.
1.5 Web address

http://www.arm.com
2 About the AXI register slice

You can use the AXI register slice, RegSliceAxi, to register an AXI interconnect and provide timing isolation. The component is hierarchical and it is constructed of specific components for each AXI channel that enable you to register them individually. Figure 1 shows the AXI register slice block diagram.

Figure 1 AXI register slice block diagram

The RegSliceAxi component has the following features:

- statically configurable data width of 64 bits or 32 bits
- statically configurable ID width
- statically configurable bus-width for the user and channel-specific sideband signals
- statically configurable register slice type to use for each AXI channel
- the HDL code is supplied as Verilog.

The interface does not have an AXI low-power interface because it does not initiate transactions or have a low-power mode of operation.
3 Functional description

The AXI register slice is described in:

- Operating modes
- Interface attributes on page 6.

3.1 Operating modes

You can configure the RegSliceAxi to operate in one of three modes for each AXI channel as described in:

- Fully registered
- Registered forward path
- Static bypass on page 6.

Fully registered

This is the default configuration. It provides complete timing isolation between two points within an AXI interconnect. Figure 2 shows this.

![Figure 2 Fully registered configuration](image)

Registered forward path

The valid and payload signals are isolated in this configuration. The ready signal for the channel source is a combinatorial path from the channel destination. Figure 3 shows this.

![Figure 3 Registered forward path configuration](image)
Static bypass

No timing isolation is used in this configuration. The master and slave interfaces of the channel are directly connected. Figure 4 shows bypass mode.

You can include the register slice in a system design irrespective of requirement. If initial synthesis runs then show critical paths through the interconnect, you can switch the register slice out of bypass mode to solve the problem.

![Figure 4 Static bypass configuration](image)

### 3.2 Interface attributes

The master and slave interface attributes for the AXI register slice are described in:
- Table 2
- Table 3 on page 7.

#### Table 2 Master interface attributes

<table>
<thead>
<tr>
<th>Attribute</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write ID capability</td>
<td>The maximum number of different AWID values that a master can generate for all active write transactions at any one time</td>
<td>Master-dependent</td>
</tr>
<tr>
<td>Write ID width</td>
<td>The number of bits in the AWID and WID buses.</td>
<td>Master-dependent</td>
</tr>
<tr>
<td>Write issuing capability</td>
<td>The maximum number of active write transactions that a master can generate.</td>
<td>Master-dependent</td>
</tr>
<tr>
<td>Read ID capability</td>
<td>The maximum number of different ARID values that a master can generate for all active read transactions at any one time</td>
<td>Master-dependent</td>
</tr>
<tr>
<td>Read ID width</td>
<td>The number of bits in the ARID bus.</td>
<td>Master-dependent</td>
</tr>
<tr>
<td>Read issuing capability</td>
<td>The maximum number of active read transactions that a master can generate.</td>
<td>Master-dependent</td>
</tr>
</tbody>
</table>
### Table 3 Slave interface attributes

<table>
<thead>
<tr>
<th>Attribute</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write acceptance capability</td>
<td>The maximum number of active write transactions that a slave can accept.</td>
<td>Slave-dependent</td>
</tr>
<tr>
<td>Read acceptance capability</td>
<td>The maximum number of active read transactions that a slave can accept.</td>
<td>Slave-dependent</td>
</tr>
<tr>
<td>Write interleave depth</td>
<td>The number of active write transactions for which the slave can receive data. This is counted from the earliest transaction.</td>
<td>Slave-dependent</td>
</tr>
<tr>
<td>Read data reorder depth</td>
<td>The number of active read transactions for which a slave may transmit data. This is counted from the earliest transaction.</td>
<td>Slave-dependent</td>
</tr>
</tbody>
</table>

---

**Note**

Master-dependent and slave-dependent used in the Value column of Table 2 on page 6 and Table 3 mean that the register slice adopts the attribute value of the master or slave that the relevant interface is connected to.
4 Physical data

This section describes:

- AC characteristics
- Gate count.

4.1 AC characteristics

The AXI register slice adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function:

- inputs to registers must be valid for 40% of the cycle prior to the rising edge of the clock
- outputs from registers must be valid for 20% of the cycle after the rising edge of the clock
- forward path register mode combinatorial paths must not take longer than 5% of the complete clock cycle.

Timing characteristics are confirmed by performing synthesis on the block using the slow-slow process point of the Artisan SAGE HS library for the TSMC CL013G process at a target speed of 200MHz.

4.2 Gate count

Table 4 lists the estimated total gate counts with respect to the library described in AC characteristics.

<table>
<thead>
<tr>
<th>Variant</th>
<th>NAND2X1 equivalents</th>
</tr>
</thead>
<tbody>
<tr>
<td>64-bit fully registered</td>
<td>9k</td>
</tr>
<tr>
<td>32-bit fully registered</td>
<td>7k</td>
</tr>
<tr>
<td>64-bit forward path registered</td>
<td>4k</td>
</tr>
<tr>
<td>32-bit forward path registered</td>
<td>3k</td>
</tr>
<tr>
<td>64-bit and 32-bit static bypass</td>
<td>0</td>
</tr>
</tbody>
</table>

Note

These gate count estimates do not include scan logic.
5 Signal descriptions

The AXI register slice uses standard AMBA AXI signals as described in the *AMBA AXI Protocol Specification*.

Note

In this section:

- The read channel and write channel signals are appended with:
  - the letter **M** for signals that connect to the component master interface
  - the letter **S** for signals that connect to the component slave interface.

- The upper value of some bus widths is provided as a name to indicate that the number of signal lines in the bus is derived from user-defined generics or parameters. These are described in the *PrimeCell Infrastructure AMBA 3 AHB Register Slice (BP130) Design Manual*.

- A number of user-defined signal lines are provided. These are named xUSERM or xUSERs, the letter x denotes the AXI channel and can be any of the following:
  - **AW**: Write address channel.
  - **W**: Write data channel.
  - **B**: Write response channel.
  - **AR**: Read address channel.
  - **R**: Read data channel.

The register slice signals are shown in:

- *Global AXI and scan signals*
- *Write channel signals* on page 10
- *Read channel signals* on page 11
- *Non-standard signals* on page 11.

5.1 Global AXI and scan signals

Figure 5 shows the register slice global AXI and scan signal connections.

![Figure 5 Global AXI and scan signal connections](image-url)
5.2 Write channel signals

Figure 6 shows the AXI write channel signal connections.
### 5.3 Read channel signals

Figure 7 shows the AXI read channel signal connections.

![Figure 7 Read channel signal connections](image)

### 5.4 Non-standard signals

Table 5 lists signals that are present on the register slice but are not described in the AXI specification.

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Source/destination</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCANENABLE</td>
<td>Input</td>
<td>Scan logic</td>
<td>Scan mode enable</td>
</tr>
<tr>
<td>SCANINACLK</td>
<td>Input</td>
<td>Scan logic</td>
<td>Scan chain input</td>
</tr>
<tr>
<td>SCANOUTACLK</td>
<td>Output</td>
<td>Scan logic</td>
<td>Scan chain output</td>
</tr>
<tr>
<td>AWUSERS</td>
<td>Input</td>
<td>AXI master</td>
<td>Additional sideband signals for the write address channel</td>
</tr>
<tr>
<td>WUSERS</td>
<td>Input</td>
<td>AXI master</td>
<td>Additional sideband signals for the write data channel</td>
</tr>
<tr>
<td>BUSERS</td>
<td>Output</td>
<td>AXI master</td>
<td>Additional sideband signals for the write response channel</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Source/destination</td>
<td>Description</td>
</tr>
<tr>
<td>----------</td>
<td>-------</td>
<td>--------------------</td>
<td>----------------------------------------------------------</td>
</tr>
<tr>
<td>ARUSERS</td>
<td>Input</td>
<td>AXI master</td>
<td>Additional sideband signals for the read address channel</td>
</tr>
<tr>
<td>RUSERS</td>
<td>Output</td>
<td>AXI master</td>
<td>Additional sideband signals for the read data channel</td>
</tr>
<tr>
<td>AWUSERM</td>
<td>Output</td>
<td>AXI slave</td>
<td>Additional sideband signals for the write address channel</td>
</tr>
<tr>
<td>WUSERM</td>
<td>Output</td>
<td>AXI slave</td>
<td>Additional sideband signals for the write data channel</td>
</tr>
<tr>
<td>USERM</td>
<td>Input</td>
<td>AXI slave</td>
<td>Additional sideband signals for the write response channel</td>
</tr>
<tr>
<td>ARUSERM</td>
<td>Output</td>
<td>AXI slave</td>
<td>Additional sideband signals for the read address channel</td>
</tr>
<tr>
<td>RUSERM</td>
<td>Input</td>
<td>AXI slave</td>
<td>Additional sideband signals for the read data channel</td>
</tr>
</tbody>
</table>