4.2. Gate count

The total gate-count with the default configuration that Table 4 shows, and scan chain insertion performed, is approximately 12 600 NAND2X1-equivalent gates with the library that AC characteristics describes. Higher buffer depths in any of the AXI channels increase the gate count, and lower buffer depths decrease the gate count.

Table 4. Default FIFO buffer depths

AXI channelDefaultLegal range
Write address21-8
Write data41-8
Write response21-8
Read address21-8
Read data41-8
Copyright © 2005-2006 ARM Limited. All rights reserved.ARM DTO 0023B
Non-Confidential