4.1. AC characteristics

The asynchronous bridge adheres to the following timing guidelines. The figures relate to the percentage of clock cycle permitted for each function:

Performing synthesis on the block using the slow-slow process point of the Artisan SAGE HS library for the TSMC CL013G process, at a target speed of 200MHz, confirms the timing characteristics.

Copyright © 2005-2006 ARM Limited. All rights reserved.ARM DTO 0023B