12.11. Dummy MMU

DummyMMU (dummymmu.c) provides a dummy implementation of an ARM Architecture v.3/v.4 system coprocessor. This does not provide any of the cache and MMU functions, but does prevent accesses to this coprocessor being Undefined Instruction exceptions.

Reads from r0 return a dummy ARM ID register value, that can be configured.

Writes to r1 of the dummy coprocessor (the system configuration register) set the bigend, lateabt and other signals.

Copyright © 1997, 1998 ARM Limited. All rights reserved.ARM DUI 0040D