The sample memory model includes:
an address decoder
a memory mapped I/O area
some RAM that is paged by writing to another area of memory.