E.2. ARM710T processor registers

Table E.1 describes the ARM710T processor registers.

Table E.1. ARM710T processor registers

Register

Description

Access

Data

c0

ID register

Read-only

-

c1

Control register

Read/write

Config value

c2

Translation Table Base register

Read/write

Base address

c3

Domain Access Control register

Read/write

Domain value

c5

Fault Status register

Read/write

Fault value

c6

Fault Address register

Read/write

Fault address

c7

Cache Operations:

  • Invalidate ID Cache

Write-only

SBZ

c8

TLB Operations:

  • Invalidate whole TLB

  • Invalidate Single Entry

Write-only

SBZ

Virtual address

The encodings to read or write the registers are as follows:

c0 to c3, c5, c6

All data reads and writes occur as expected.

c7

Writing any value invalidates the ID Cache.

c8

Writing 0 invalidates the whole TLB.

Writing an address with bit 0 set to 1 invalidates the TLB entry for that address.

Copyright © 1998-2002 ARM Limited. All rights reserved.ARM DUI 0048F
Non-Confidential