4.10.2. Cached data on XScale microarchitecture processors

When debugging a cached XScale microarchitecture processor, Multi-ICE uses the following strategy:

Locked-Down Data

All XScale microarchitecture processors protect lockdown blocks from cache clean and invalidate operations. So on entry to debug state, cache lines that are in a lockdown block are not cleaned and flushed. If you subsequently disable the cache through the debugger, data written to locked cache regions might be lost.

Copyright © 1998-2002 ARM Limited. All rights reserved.ARM DUI 0048F
Non-Confidential