2.6.3. Controlling registers 2 and 3

The following options apply only to processors with an MMU:

PageTableBase=0xA0000000
DAC=0x00000001

They control:

You must align the address in the translation table base register to a 16KB boundary.

Copyright © 1999-2001 ARM Limited. All rights reserved.ARM DUI0058D
Non-Confidential