| |||
| Home > ASB Synthesis > EASY synthesis process > Requirements for the default EASY system for synthesis | |||
The system must have access to the standard Synopsys synthesis tools version 1998.02 or later. To meet this prerequisite, carry out the following checks and modifications:
Ensure that the system directory structure
is the same as in the EASY_System directory
so that the synthesis script files can find the correct HDL source
files.
Ensure that a Synopsys format .db cell
library is available from the synopsys/cell_lib directory.
Update the library name and search path and choose
the HDL type in the scr_common/setup.scr file.
Change the environmental constraints in the scr_common/global.scr file:
change the wire load from ForQA to
an acceptable load in the Operating Conditions section
replace the d-type driving cell, q1dffd1,
with your library equivalent
replace the inverter input pin load, q1invd0/i,
with your library equivalent.
When the system is set up correctly, you can synthesize the EASY modules.