1.6. Address decoding strategies

Using a simple Multi-layer bus architecture with just one AHB master on each input layer and just one AHB slave on each output from the BusMatrix means that the entire system address decoding can be done within the decoder section of the BusMatrix.

However, typically more complex architectures are used to optimize the interconnect solution for a particular application and, in this case, an appropriate address decoding strategy has to be adopted.

Figure 7 shows the principle by showing an architecture that includes both local slaves on an input layer and multiple slaves on a single output port. The recommended approach is to use a simple decode at each stage, as shown.

Figure 7. Address decode

Address decode
Copyright © 2001 ARM Limited. All rights reserved.ARM DUI 0092C