7.10. Configuring CoreSight embedded cross-triggering

The CoreSight ECT provides a mechanism for passing debug events between multiple processors, and allows synchronized debug and trace of an entire system on chip. The following procedure describes how to set up the Cross Trigger Interface (CTI) of the CoreSight ECT for processor cross-triggering. For tracing, triggers are set up using tracepoints.

Note

Be aware that using synchronized stepping with cross-triggering is not recommended, because the results can be unpredictable.

To configure a CoreSight CTI for embedded cross-triggering of multiple processors:

  1. Make sure you have added all the CoreSight components available on your development platform to the DSTREAM or RealView ICE Debug Configuration you are using:

    1. Select Target → Connect to Target... from the Code window main menu to open the Connect to Target window.

    2. Expand the required Debug Interface, for example RealViewICE.

    3. Expand the Debug Configuration you are using.

  2. Connect to the CoreSight CTI (the CSCTI_n target) that you want to configure.

    When you connect to the CoreSight CTI, a Device tab is provided in the Registers view. Figure 7.16 shows an example:

    Figure 7.16. CoreSight CTI registers in the Registers view

    CoreSight CTI registers in the Registers view

See also

Copyright © 2002-2011 ARM. All rights reserved.ARM DUI 0153N
Non-ConfidentialID052111