| Copyright © 2002-2011 ARM. All rights reserved. | ARM DUI 0153N |
| Non-Confidential | ID052111 |
 PDF version | |
| Home > Examining the Target Execution Environment > Viewing registers |
| |||
| Home > Examining the Target Execution Environment > Viewing registers | |||
The following sections describe the options available when working with registers:
If you are using RealView ARMulator® ISS (RVISS), then the registers in some ARM processors are incompletely modeled, that is:
ARM925T™, wait for interrupt
ARM966E-S™-REV2, TCM register size missing
ARM946E-S™-REV1, r13 trace PID
ARM926EJ-S™, r13 context ID writing to the wrong register
ARM720T™-REV4, does not distinguish trace PID and FCSE r13.
| Copyright © 2002-2011 ARM. All rights reserved. | ARM DUI 0153N |
| Non-Confidential | ID052111 |
| PDF version | |
| Home > Examining the Target Execution Environment > Viewing registers |