1.2.3. Default Debug Configurations provided with RVDS

Table 1.2 shows the default Debug Configurations provided with RVDS:

Table 1.2. Default Debug Configurations

Debug ConfigurationSimulated target
RVISSARM7TDMI®
RVISS_1ARM926EJ-S
RVISS_2ARM1176JZF-S
ISSMCortex™-A8

If these default configurations meet your target debug requirements, you can connect to the simulated targets without having to configure them.

Copyright © 2002-2011 ARM. All rights reserved.ARM DUI 0153N
Non-ConfidentialID052111