3.9.1. Register overview

Table 3.10 shows the map for an Integrator/CP baseboard and core module system.

Table 3.10. System control register map

PeripheralAddress rangeSizeSee
Core Module control registers0x100000000x1000003F64bytesThe documentation provided with your core module
Core Module interrupt controller0x100000400x1000007F64bytesCore module documentation
Reserved0x100000800x100000FF128bytesCore module documentation
Serial Presence Detect memory0x100001000x100001FF256bytesCore module documentation
Counter/timers0x130000000x13FFFFFF16MBCounter/timer interface
Primary interrupt controller registers0x140000000x14FFFFFF16MBCore module documentation
Real-time clock0x150000000x15FFFFFF16MBCore module documentation
UART00x160000000x16FFFFFF16MBUART interface
UART10x170000000x17FFFFFF16MB
Keyboard0x180000000x18FFFFFF16MBKeyboard and mouse interface
Mouse0x190000000x19FFFFFF16MB
Debug LEDs and DIP switch0x1A0000000x1AFFFFFF16MBCP control registers
Reserved0x1B0000000x1BFFFFFF16MBCore module documentation
Multimedia Card Interface0x1C0000000x1CFFFFFF16MBMMC interface
Advanced Audio CODEC Interface0x1D0000000x1DFFFFFF16MBAudio interface
Touch Screen Controller Interface0x1E0000000x1EFFFFFF16MBTouchscreen controller interface
CLCD regs/palette0xC00000000xC0FFFFFF16MBLCD interfaces
Ethernet 0xC80000000xC8FFFFFF16MBEthernet interface
GPIO 0xC90000000xC9FFFFFF16MBGPIO interface
Secondary interrupt controller0xCA0000000xCAFFFFFF16MBSecondary interrupt controller
CP control registers0xCB0000000xCBFFFFFF16MBCP control registers

Note

Device registers are usually mapped repeatedly to fill their assigned spaces. However, to ensure correct operation on future product versions, it is advisable to only access the register at its true address.

Copyright © 2002 ARM Limited. All rights reserved.ARM DUI 0159B
Non-Confidential