4.6.3. MMCI registers

The PrimeCell MMCI registers listed shown in Table 4.13. For a functional description of the registers, see ARM PrimeCell Multimedia Card Interface (PL181) Technical Reference Manual.

Table 4.13. PrimeCell MMCI register summary

Address NameTypeWidth Description
0x1C000000MMCI_PowerRead/write8Power control register
0x1C000004MMCI_ClockRead/write11Clock control register
0x1C000008MMCI_ArgumentRead/write32Argument register
0x1C00000CMMCI_CommandRead/write11Command register
0x1C000010MMCI_RespCmdRead 6Response command register
0x1C000014MMCI_Response0Read 32Response register
0x1C000018MMCI_Response1Read 32Response register
0x1C00001CMMCI_Response2Read 32Response register
0x1C000020MMCI_Response3Read 31Response register
0x1C000024MMCI_DataTimerRead/write32Data timer
0x1C000028MMCI_DataLengthRead/write16Data length register
0x1C00002CMMCI_DataCtrlRead/write8Data control register
0x1C000030MMCI_DataCntRead 16Data counter
0x1C000034MMCI_StatusRead 22Status register
0x1C000038MMCI_ClearWrite only11Clear register
0x1C00003CMMCI_Mask0Read/write22Interrupt 0 mask register
0x1C000040MMCI_Mask1Read/write22Interrupt 1 mask register
0x1C000044Reserved---
0x1C000048MMCI_FifoCntRead 15FIFO counter
0x1C00004C-0x07CReserved---
0x1C000080-0x0BCMMCI_FIFORead/write32Data FIFO register
0x1C000FE0MMCI_PeriphID0Read 8Peripheral identification register bits 7:0
0x1C000FE4MMCI_PeriphID1Read 8Peripheral identification register bits [15:8]
0x1C000FE8MMCI_PeriphID2Read 8Peripheral identification register bits [23:16]
0x1C000FECMMCI_PeriphID3Read 8Peripheral identification register bits [31:24]
0x1C000FF0MMCI_PCellID0Read 8PrimeCell identification register bits [7:0]
0x1C000FF4MMCI_PCellID1Read 8PrimeCell identification register bits [15:8]
0x1C000FF8MMCI_PCellID2Read 8PrimeCell identification register bits [23:16]
0x1C000FFCMMCI_PCellID3Read 8PrimeCell identification register bits [31:24]
Copyright © 2002 ARM Limited. All rights reserved.ARM DUI 0159B
Non-Confidential