2.3.22. CACHEINFO

Displays details about the cache.

Syntax

CACHEINFO [,level:n] [,instruction | ,data] [,contents]

where:

,level:n

The cache level. If omitted, information about the level 1 cache is displayed. This qualifier can be shortened to l.

,instruction

Display a summary of the instruction cache.

,data

Display a summary of the data cache.

,contents

Display a table of all the cache entries.

Description

Displays details about the specified cache. If you do not specify i or d, then information on all available caches for the specified level is displayed.

This command is supported on the following processors:

  • ARM1136

  • ARM1156

  • Cortex-A8.

Examples

To display a summary of the level 1 instruction and data caches on an ARM1136JF-S, enter:

> cacheinfo
Data cache, of size 16KB, arranged in 128 sets of 4 ways, with lines of 32 bytes.
Instruction cache, of size 16KB, arranged in 128 sets of 4 ways, with lines of 32 bytes.

To dump the entire contents of the level 1 data cache on an ARM1136JF-S, enter:

> cacheinfo,d,c
Data cache, of size 16KB, arranged in 128 sets of 4 ways, with lines of 32 bytes.
                  | Way 0             Way 1             Way 2             Way 3             
------------------------------------------------------------------------------------------
Set 0             | Phy<0x00010000>   Phy<0x00021000>   Phy<0x00026000>   Phy<0x00023000>   
Set 1             | Phy<0x00010020>   Phy<0x00021020>   Phy<0x00022020>   Phy<0x00023020>   
Set 2             | Phy<0x00025040>   Phy<0x00022040>   Phy<0x00023040>   Phy<0x00026040>   
Set 3             | Phy<0x00024060>   Phy<0x00010060>   Phy<0x00026060>   Phy<0x00023060>
...
Set 124           | Phy<0x0001FF80>   Phy<0x00020F80>   Phy<0x00023F80>   Phy<0x00025F80>   
Set 125           | Phy<0x0001FFA0>   Phy<0x00025FA0>   Phy<0x00024FA0>   Phy<0x00000FA0>   
Set 126           | Phy<0x00025FC0>   Phy<0x00024FC0>   Phy<0x0001FFC0>   Phy<0x00022FC0>   
Set 127           | Phy<0x0001FFE0>   Phy<0x00000FE0>   Phy<0x00025FE0>   Phy<0x00024FE0>

To display a summary of the level 2 cache, enter:

> cacheinfo,l:2
Unified cache, of size 16640KB, arranged in 33280 sets of 8 ways, with lines of 64 bytes.

See also

Copyright © 2002-2009 ARM Limited. All rights reserved.ARM DUI 0175K
Non-Confidential