| |||
| Home > CM Image for Operation Standalone or with an Integrator/AP > CM image memory map | |||
The Integrator memory map for the CM image is shown in Figure 6.2. When the
core module is powered up, the boot code (in the config flash in
the EBI0 region) is mapped to 0x0. After the
core has booted, SDRAM0 is mapped to appear at this location, see Table 6.2.
The Integrator memory map for the CM image is shown in Table 6.2.
Table 6.2. CM image memory map
| Address | Function |
|---|---|
0x00000000-0x001FFFFF | Boot flash (EBI0). Mapped at this address only at power ON, and then disabled to allow access to SDRAM0. |
0x00000000-0x03FFFFFF | On-board SDRAM0. |
0x04000000-0x07FFFFFF | On-board SDRAM1. |
0x08000000-0x0801FFFF | Embedded SRAM0. |
0x08020000-0x0803FFFF | Embedded SRAM1. |
0x08100000-0x0810FFFF | Embedded DPSRAM0. |
0x08110000-0x0811FFFF | Embedded DPSRAM1. |
0x0B000000-0x0B003FFF | Stripe registers. |
0x0F000000-0x0F7FFFFF | User flash (EBI1). |
0x0F800000-0x0FFFFFFF | User flash (EBI2). |
0x1000000-0x1000001F | Core module registers. |
0x1000100-0x107FFFFF | Reserved. Accesses result in undefined behavior. |
0x1080000-0x10FFFFFF | System bus. |
0x1100000-0x1100003F | Motherboard registers (if the core module is attached to a motherboard). |
0x1100040-0x11FFFFFF | Motherboard. |
0x1200000-0x7FFFFFFF | System bus. |
0x8000000-0x8FFFFFFF | Default when core module is ID0, see Module ID selection. |
0x9000000-0xFFFFFFFF | System bus. |
System bus transactions all go onto the bus routed between Integrator modules. If there is more than one module, then the slave address location of each module is determined by their positions in the stack (see Module ID selection).
You can assign the optional SDRAM DIMM to any of the PLD regions. However, if you use the core module with other Integrator modules, you must ensure that it does not clash with other devices in the Integrator system memory map to maintain full system functionality. To understand how the other modules are memory mapped, refer to the user guide supplied with each module.
The CM image does not provide an SSRAM controller. To ensure compatibility
with other Integrator core modules, the SSRAM should be located
at 0x1080000-108FFFFF.