To prepare FPGA configuration files, you must carry out the following steps:
Synthesis
Place and route
Compilation.
Figure 3.6 shows the basic tool flow process.
Figure 3.6. Basic tool flow