1.1. About the LT-XC2V4000+ Logic Tile

The LT-XC2V4000+ Logic Tile is designed as a platform for developing Advanced Microcontroller Bus Architecture (AMBA™) Advanced System Bus (ASB), Advanced High-performance Bus (AHB), Advanced Peripheral Bus (APB), Advanced eXtensible Interface (AXI) peripherals, or custom logic for use with ARM cores.

Note

The Logic Tile must be used with an external board that provides power and Multi-ICE® connectors (for example, the Versatile/PB926EJ-S or the Integrator/IM-LT1 Interface Module).

Some examples of how the Logic Tile can be used are:

Figure 1.1 shows the layout of the Logic Tile.

The LT-XC2V4000+ can be supplied fitted with different Xilinx FPGAs:

XC2V4000

Contains a Xilinx XC2V4000 FPGA.

XC2V6000

Contains a Xilinx XC2V6000 FPGA.

XC2V8000

Contains a Xilinx XC2V8000 FPGA.

The functionality of the Logic Tile is defined by a configuration image loaded into the FPGA at power-up. Two FPGA configuration examples are preloaded into flash (one standalone design and one AMBA AHB slave design).

You can also download your own configurations to flash using Multi-ICE. It is also possible to load an image directly to the FPGA (with either Multi-ICE or JTAG tools supported by the FPGA manufacturer) but directly loaded images are lost when power is removed (see Reconfiguring the FPGA directly).

Figure 1.1. LT-XC2V4000+ layout

LT-XC2V4000+ layout
Copyright © 2002-2007. All rights reserved.ARM DUI 0186E
Non-Confidential