3.1.8. Splitting long LDMs and STMs

Use the following option to instruct the assembler to fault LDM and STM instructions with large numbers of registers:


This option faults LDM and STM instructions if the maximum number of registers transferred exceeds:

Avoiding large multiple register transfers can reduce interrupt latency on ARM systems that:

Also, avoiding large multiple register transfers:

Copyright © 2002-2005 ARM Limited. All rights reserved.ARM DUI 0204F