RealView® Compilation Tools Assembler Guide 5.6.1. VCVT

5.6.1. VCVT

VCVT (Vector Convert) converts each element in a vector in one of the following ways, and places the results in a second vector:

from floating-point to integer
from integer to floating-point
from floating-point to fixed-point
from fixed-point to floating-point.

Syntax

VCVT{cond}.type Qd, Qm {, #fbits}

VCVT{cond}.type Dd, Dm {, #fbits}

where:

cond

is an optional condition code (see Condition codes).

type

specifies the data types for the elements of the vectors. It must be one of:

S32.F32: floating-point to signed integer or fixed-point
U32.F32: floating-point to unsigned integer or fixed-point
F32.S32: signed integer or fixed-point to floating-point
F32.U32: unsigned integer or fixed-point to floating-point

Qd, Qm

specifies the destination vector and the operand vector, for a quadword operation.

Dd, Dm

specifies the destination vector and the operand vector, for a doubleword operation.

fbits

if present, specifies the number of fraction bits in the fixed point number. Otherwise, the conversion is between floating-point and integer. fbits must lie in the range 0-32

Note

fbits == 0 is equivalent to omitting fbits. fbits is omitted on disassembly if the value is 0.

Copyright © 2002-2006 ARM Limited. All rights reserved.	ARM DUI 0204G
Non-Confidential
PDF version