RealView® Compilation Tools Assembler GuideVersion 3.0
Home > NEON and VFP Programming > NEON logical and compare operations > VAND, VBIC, VEOR, VORN, and VORR (register)

5.5.1. VAND, VBIC, VEOR, VORN, and VORR (register)

VAND (Bitwise AND), VBIC (Bit Clear), VEOR (Bitwise Exclusive OR), VORN (Bitwise OR NOT), and VORR (Bitwise OR) instructions perform bitwise logical operations between two registers, and place the results in the destination register.

Syntax

Vop{cond} Qd, Qn, Qm

Vop{cond} Dd, Dn, Dm

where:

op

must be one of:

AND

Logical AND

ORR

Logical OR

EOR

Logical exclusive OR

BIC

Logical AND complement

ORN

Logical OR complement.

cond

is an optional condition code (see Condition codes).

Qd, Qn, Qm

specifies the destination register, the first operand register, and the second operand register, for a quadword operation.

Dd, Dn, Dm

specifies the destination register, the first operand register, and the second operand register, for a doubleword operation.

Note

VORR with the same register for both operands is a VMOV instruction. You can use VORR in this way, but disassembly of the resulting code produces the VMOV syntax. See VMOV (register) for details.

Copyright © 2002-2006 ARM Limited. All rights reserved.ARM DUI 0204G
Non-Confidential
PDF file icon  PDF version
Home > NEON and VFP Programming > NEON logical and compare operations > VAND, VBIC, VEOR, VORN, and VORR (register)