4.2. Memory access instructions

This section contains the following subsections:

Note

There is also an LDR pseudo-instruction (see LDR pseudo‑instruction). This pseudo-instruction either assembles to an LDR instruction, or to a MOV or MVN instruction.

Copyright © 2002-2010 ARM. All rights reserved.ARM DUI 0204J
Non-ConfidentialID101213