3.3. PLD circuitry

The PLD loads an image from flash into the FPGA at power-on or reset. See Reset control for details of the reset circuitry.

The FPGA image load sequence consists of:

Figure 3.2. PLD logic and FPGA configuration

Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DUI 0216B
Non-Confidential