3.7.2. ZBT SSRAM interface

The ZBT SSRAM controller is implemented in the IM-LT3 FPGA. The distribution of clock, address, and data signals to the SSRAM is shown in Figure 3.12.

Figure 3.12. SSRAM clock and control signals

Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DUI 0216B
Non-Confidential