C.7. Reset controller

The IM-LT3 FPGA incorporates a reset controller that enables the Core Tile to be reset as a standalone unit or as part of an Integrator development system. The system can be reset from five sources:

Figure C.9 shows the architecture of the reset controller.

Figure C.9. IM-LT3 reset controller

Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DUI 0216B