Integrator™/IM-LT3 User GuideInterface Module
Home > Using a Core Tile and an IM-LT3 as a Core Module > Top level memory map > Memory timing

C.3.4. Memory timing

Accesses to memory require a different number of cycles depending on the type of memory as shown in Table C.3.

Table C.3. Wait states for memory access

Memory TypeWait states
SSRAM read or write0
SDRAM read typical (no bus conflict)0–5
SDRAM read maximum (write in progress before read)31
Flash read6
Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DUI 0216B
Non-Confidential
PDF file icon  PDF version
Home > Using a Core Tile and an IM-LT3 as a Core Module > Top level memory map > Memory timing