Accesses to memory require a different number of cycles depending on the type of memory as shown in Table C.3.
Table C.3. Wait states for memory access