2.4.2. User switches

Switches on S1 (signals YU[143:136]) can be read from the Logic Tile fitted to the IM-LT3.

Switches on S3 (signals SW[3:0]) are connected to the FPGA and can be read locally.

The general purpose pushbutton S2 generates the nPB signal to the FPGA. For the Integrator/CP FPGA image, this signal triggers a reset of the board stack.

Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DUI 0216B
Non-Confidential