1.1.7. RealView ARMulator Instruction Set Simulator

RealView ARMulator Instruction Set Simulator (RVISS) simulates the instruction sets and architecture of ARM processors, together with a memory system and peripherals.

RVISS enables you to begin developing and debugging your embedded applications without target hardware. This is useful where hardware is still being developed, or if there is a limited number of development boards available.

RVISS interface connections are available on Windows and Red Hat Linux.

Table 1.2. Default RVISS debug configurations

Debug configurationSimulated target

See the RealView ARMulator ISS User Guide for more information.

Copyright © 2003-2008 ARM Limited. All rights reserved.ARM DUI 0255G