3.1. Core Tile architecture

The Core Tile supports test chips packaged according to the Generic Test Chip (GTC) specification. Configuration and interface logic on the Core Tile is connected to the upper and lower header connectors as shown in Figure 3.1.

Figure 3.1. Core Tile block diagram

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 2004-2011 ARM Limited. All rights reserved.ARM DUI 0273G
Non-ConfidentialID060911