7.6.2. Through/Break control for HDRZ

Interconnection between ZL[127:0] and ZU[127:0] is selected by control signals ZCTL[3:0], Z_THRU, and Z_FOLD from the PLD as shown in Figure 7.9. If the control signal is LOW, the corresponding switches are closed.

See Core Tile PLD signals for a description of the PLD interface.

Figure 7.9. HDRZ through/break control

HDRZ through/break control

Copyright © 2004-2011 ARM Limited. All rights reserved.ARM DUI 0273G
Non-ConfidentialID060911