Figure 1.3 shows the architecture of a minimal Core Tile system consisting of a CT926EJ-S and an IM-LT3 Interface Module.
Figure 1.3. Typical system block diagram