5.3.7. AHBPCAPT slave registers

Table 5.6 lists the addresses of the ARM1136JF-S AHBPCAPT Slave Registers.

Table 5.6. ARM1136JF-S AHBPCAPT Slave Registers

AddressTypeRegister
0x3F200000Read/writeARM1136JF-S Pin Capture Register
0x3F200010Read-onlyTest Chip Memory Size Register
0x3F200020Read-onlyInstruction AHB Port Register 0
0x3F200024Read-onlyInstruction AHB Port Register 1
0x3F200028Read-onlyInstruction AHB Port Register 2
0x3F200030Read-onlyData Read AHB Port Register 0
0x3F200034Read-onlyData Read AHB Port Register 1
0x3F200038Read-onlyData Read AHB Port Register 2
0x3F200040Read-onlyData Write AHB Port Register 0
0x3F200044Read-onlyData Write AHB Port Register 1
0x3F200048Read-onlyData Write AHB Port Register 2
0x3F200050Read-onlyDMA AHB Port Register 0
0x3F200054Read-onlyDMA AHB Port Register 1
0x3F200058Read-onlyDMA AHB Port Register 2
0x3F200060Read-onlyPeripheral AHB Port0 Register
0x3F200064Read-onlyPeripheral AHB Port1 Register
0x3F200068Read-onlyPeripheral AHB Port2 Register
0x3F200080Read/writeClock Generator Control Register
0x3F2000C0Read/writeTest Chip Control Register
0x3F200100Read-onlyETM11RV Pin Capture1 Register
0x3F200104Read-onlyETM11RV Pin Capture2 Register
0x3F200108Read-onlyETM11RV Pin Capture3 Register
0x3F200110Read/writeETM11RV Pin Control1 Register
0x3F200114Read/writeETM11RV Pin Control2 Register
0x3F200118Read/writeETM11RV Pin Control3 Register
0x3F20011CRead/writeETM11RV Pin Control4 Register

Table 5.7 lists the Pin Capture Register bit allocation.

Table 5.7. Pin Capture Register bit allocation

BitPinsReset Value
[31:24]Reserved, should be zeroUnpredictable
[23:16]DMAASID0
[15:8]COREASID0
[7:5]Reserved, should be zeroUnpredictable
[4]DBGNOPWRDWN0
[3]CFGBIGENDPD0
[2]CFGBIGENDIRW0
[1]STANDBYWFI0
[0]Sticky STANDBYWFIUnpredictable

The Sticky STANDBYWFI bit is set if STANDBYWFI has been asserted in any cycle since the value was written by the core.

Table 5.8 lists the Test Chip Memory Size Register bit allocation.

Table 5.8. Test Chip Memory Size Register

BitFunction
[31:5]Unpredictable
[4:0]Test chip RAM size

Table 5.9 lists the valid test chip RAM size values.

Table 5.9. Valid test chip RAM sizes

HexSize
0x0764KB
0x08128KB
0x09256KB
0x0A512KB
0x0B1MB
0x0C2MB
0x0D4MB
0x0E8MB

The AHB port registers read the values of the HBSTRB[7:0], HUNALIGN, and HSIDEBAND signals to the last three non-sequential AHB transfers that have occurred for each port. The values are held as follows:

The registers therefore act as FIFOs. Table 5.10 lists the contents of each AHB Port Register.

Table 5.10. Contents of each AHB Port Register

BITFunction
[31:14]Unpredictable
[13]WRITEBACK (Data Write Port only. Other ports are UNP)
[12:9]HSIDEBAND[3:0]
[8]HUNALIGN
[7:0]HBSTRB[7:0] for the Peripheral Port bits [7:4] are UNP

Table 5.11 lists the Test Chip Control Register bit allocations.

Table 5.11. Test Chip Control Register

BitFunctionReset value
[31:1]Reserved, should be zeroUnpredictable
[0]VIC enable0

The VIC is disabled by default. This means that no programming of the VIC is required to connect nFIQX and nIRQX directly to the ARM1136JF-S core.

Table 5.12 lists the ETM11RV Pin Capture1 Register bit allocation.

Table 5.12. ETM11RV Pin Capture1 Register

Bit FunctionReset value
[31:10]Reserved, should be zeroUnpredictable
[9]nETMWFIREADY0
[8:6]ETMPORTMODE0
[5:2]ETMPORTSIZE0
[1]ETMEN0
[0]ETMPWRUP0

Table 5.13 lists the ETM11RV Pin Capture2 Register bit allocation.

Table 5.13. ETM11RV Pin Capture2 Register

Bit FunctionReset value
[31:2]Reserved, should be zeroUnpredictable
[1:0]ETMEXTOUTXUnpredictable

Table 5.14 lists the ETM11RV Pin Capture3 Register bit allocation.

Table 5.14. ETM11RV Pin Capture3 Register

Bit FunctionReset value
[31:8]Reserved, should be zeroUnpredictable
[7:0]ETMASICCTLUnpredictable

Table 5.15 lists the ETM11RV Pin Control1 Register bit allocation.

Table 5.15. ETM11RV Pin Control1 Register

Bit FunctionReset value
[31:4]Reserved, should be zeroUnpredictable
[3:0]EtmExtInRega0

Table 5.16 lists the ETM11RV Pin Control2 Register bit allocation.

Table 5.16. ETM11RV Pin Control2 Register

BitFunctionReset value
[31:11]Reserved, should be zeroUnpredictable
[10]ORed into ETMWFIPENDING0
[9:6]ETMMAXPORTSIZEb0100
[5:3]ETMMAXEXTOUTb010
[2:0]ETMMAXEXTIN0

Table 5.17 lists the ETM11RV Pin Control3 Register bit allocation.

Table 5.17. ETM11RV Pin Control3 Register

Bit FunctionReset value
[31:20]Reserved, should be zeroUnpredictable
[19:0]EtmEvntBusRega0

Table 5.18 lists the ETM11RV Pin Control4 Register bit allocation.

Table 5.18. ETM11RV Pin Control4 Register

Bit FunctionReset value
[31:6]Reserved, should be zeroUnpredictable
[5:0]EtmInputSel0

Table 5.19 lists the EtmInputSel[1:0] encoding used to determine the source of ETMEXTINX.

Table 5.19. EtmInputSel[1:0] encoding

EtmInputSel[1:0]ETMEXTINX to ETM
b000
b01EtmExtInReg
b10(DBGACKX, PseudoRandom[2:0])
b11((b000, ETMEXTINX (test chip))

Table 5.20 lists the EtmInputSel[3:2] encoding used to determine the source of ETMEVNTBUS

Table 5.20. EtmInputSel[3:2] encoding

EtmInputSel[3:2]ETMEVNTBUS to ETM
b000
b01EtmEvntBusReg
b10PseudoRandom[19:0]
b11ETMEVNTBUS from ARM1136JF-S

Table 5.21 lists the EtmInputSel[5:4] encoding used to determine the source of ETMTRACEREADY

Table 5.21. EtmInputSel[5:4]

EtmInputSel[5:4]ETMEVNTBUS to ETM
b001
b01PseudoRandom[0]
b100
b111 whenever an instruction is executed.

Configuration Register

The AHBPCAPT block contains the configuration register space. This space is programmed when the test chip is held in its lowest level of reset (that is, when ARM_nPORESET is asserted). The Configuration Register is a 32-bit register that is programmed to the value on HRDATAX signals at the rising edge of CONFIGINIT.

The Configuration Register is reset by asserting nCONFIGRST, and only when ARM_nPORESETX is asserted. The Configuration Register contents cannot be modified from software. Use the Clock Generator Control Register to change the clock frequency after power on.

Table 5.22 lists the bit allocation of the Configuration Register.

Table 5.22. Configuration Register

BitFunctionReset value (nCONFIGRST)
[31]Reserved, should be zero0
[30:8]Reset value of bits [28:8] of the Clock Generator Control Register0
[7:2]Test chip memory block disables0
[1:0]Reserved, should be zero0

Copyright © 2004-2011 ARM Limited. All rights reserved.ARM DUI 0273G
Non-ConfidentialID060911