RealView® Developer Kit Assembler Guide 5.7.15. FMUL and FNMUL

Floating-point multiply and negate-multiply. FMUL and FNMUL can be scalar, vector, or mixed (see Vector and scalar operations ).

FMUL<precision>{cond} Fd, Fn, Fm

FNMUL<precision>{cond} Fd, Fn, Fm

where:

<precision>: must be either S for single-precision, or D for double-precision.
cond: is an optional condition code (see VFP and condition codes).
Fd: is the VFP register for the result.
Fn: is the VFP register holding the first operand.
Fm: is the VFP register holding the second operand.

The precision of Fd, Fn and Fm must match the precision specified in <precision>.

The FMUL instruction multiplies the values in Fn and Fm and places the result in Fd.

The FNMUL instruction multiplies the values in Fn and Fm and places the negation of the result in Fd.

FMUL and FNMUL operations can produce Invalid Operation, Overflow, Underflow, or Inexact exceptions.

    FNMULS      s10, s10, s14

    FMULDLT     d0, d7, d8

Copyright © 2005 ARM Limited. All rights reserved.	ARM DUI 0283B
Non-Confidential
PDF version